Multimedia Applications Processors - Low Power Optimization, Integrated Electronic Paper Display (EPD), Arm® Cortex®-A8 Core

框图

i.MX507 Multimedia Applications Processor Block Diagram

i.MX507 Multimedia Applications Processor Block Diagram

Features

CPU Complex

  • Up to 800 MHz Arm® Cortex™-A8
  • 32 KB instruction and data caches
  • Unified 256 KB L2 cache
  • NEON™ SIMD media accelerator
  • Vector floating point coprocessor

Multimedia

  • 32-bit primary display support up to SXGA+ resolution
  • EPD Controller supporting up to 4096 x 4096 resolution
  • Pixel Processing Pipeline (ePxP) supporting CSC, Combine, Rotate, Gamma Mapping

Simultaneous EPD and LCD support

  • Pixel Processing Pipeline (PxP) supporting CSC, Combine, Rotate, Gamma Mapping

External Memory Interface

  • Up to 2GB of LP-DDR2, DDR2 and LP-DDR1(mDDR), 16/32-bit
  • SLC/MLC NAND flash, 8/16-bit with 32-bit ECC

Advanced Power Management

  • Multiple independent power domains
  • State Retention Power Gating (SRPG)
  • Dynamic voltage and frequency scaling (DVFS)

Connectivity

  • High-Speed USB 2.0 OTG with PHY
  • High-Speed USB 2.0 Host with PHY
  • 10/100 Ethernet controller

Controllers

  • Wide array of serial interfaces, including SDIO, SPI, I2C and UART
  • I2S audio interface

Product Longevity

购买/参数










































































































文档

快速参考恩智浦 文档类别.

1-5 / 12 文件

展开

设计文件

快速参考恩智浦 设计文件类型.

1 设计文件

硬件

快速参考恩智浦 板类型.

1 硬件产品

软件

快速参考恩智浦 软件类型.

5 软件文件

注意: 推荐在电脑端下载软件,体验更佳。

工程服务

1-5 / 7 工程服务

展开

要查找支持该产品的其他合作伙伴产品,请访问我们的 合作伙伴市场.

培训

3 培训

支持

您需要什么帮助?