



Table of Contents
Clock, and Reset
Functions
BDM Reference Block

Revisions			
Rev	Description	Date	Approved
A	Original Release	08/31/07	DK


		Transportation & Standard Products Group	
		6501 William Cannon Drive West Austin, TX 78735-6598	
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.			
Designer: DANIEL KRUCZEK	Drawing Title: DEMO9S08AC60E		
Drawn by: DANIEL KRUCZEK	Page Title: TITLE PAGE		
Approved: DANIEL KRUCZEK	Size C	Document Number PDF: SPF-23729 SOURCE: SCH-23729	Rev A
Date: Friday, August 31, 2007	Sheet 1	of 5	




otherwise Specified:
resistors are in ohms, 5%, 1/8 Watt
capacitors are in uF, 20%, 50V
all polarized capacitors are aluminum electrolytic

2. Interrupted Lines coded with the same letter or letter combinations are electrically connected.
3. Device type number is for reference only. The number varies with the manufacturer.
4. Special signal usage:
 _B Denotes - Active-Low Signal
 <> or [] Denotes - Vectored Signals
5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

Drawing Title: DEMO9S08AC60E		
Page Title: NOTES		
Size C	Document Number PDF: SPH-23729 SOURCE: SCH-23729	Rev A
Date: Friday, August 31, 2007	Sheet 2	of 5





freescale
semiconductor

Drawing Title: **DEMO9S08AC60E**

Page Title: **USER FUNCTIONS**

Size	Document Number	Source	Rev
C	SPF-23729	SCH-23729	A

Date: Friday, October 12, 2007 Sheet 4 of 5

