

REVISIONS				
ZONE	REV	DESCRIPTION	DATE	APPROVED
	A	ORIGINAL RELEASE	12 - 02 - 17	C. N.
	B	RESPIN PER ECO 80907	02 - 12 - 18	C. N.

NOTES (UNLESS OTHERWISE SPECIFIED):

1. THIS DRAWING SPECIFIES THE REQUIREMENTS FOR A PRINTED WIRING BOARD IN ACCORDANCE WITH SPECIFICATION IPC-6012 CLASS 2 (LATEST REVISION).
2. THE PWB MUST BE LEAD FREE ASSEMBLY PROCESS COMPATIBLE AND MUST BE ABLE TO HANDLE A MINIMUM OF 5 CYCLES AT 260 DEGREES CELSIUS FOR 10 SECONDS.
3. BASE MATERIAL - LAMINATE AND PREPREG SHALL MEET IPC-4101B-26, 83 or 98
Tg - MUST BE GREATER THAN OR EQUAL TO 150 DEGREES CELSIUS.
Td - MUST BE GREATER THAN OR EQUAL TO 330 DEGREES CELSIUS.

4. COPPER FOIL WEIGHT - SEE STACKUP DETAIL 'A'

5. CHARACTERISTIC IMPEDANCE - NONE

6. MINIMUM CONDUCTIVE WIDTH/SPACING TO BE .020"/.008"

7. PLATING FINISH - BOTH SIDES ENIG (ELECTROLESS NICKEL IMMERSION GOLD):
.05080-.232 MICRON (2-8 MICROINCH) OF GOLD OVER
2.540-6.350 MICRON (100-250 MICROINCH) OF NICKEL.

8. ALL THROUGH HOLE VIAS MAY BE PLATED SHUT.

9. SOLDERMASK - BLACK COLOR (TAIYO OR EQUIVALENT), BOTH SIDES.
MODIFICATION OF SOLDERMASK IS NOT ALLOWED WITHOUT WRITTEN PERMISSION FROM FREESCALE.

10. SILKSCREEN - WHITE EPOXY INK, BOTH SIDES. NO SILK ON PADS.

11. ELECTRICAL TEST - 100% IPCD356.

12. PRINTED WIRING BOARD IS TO BE INDIVIDUALLY BAGGED.

13. DRC'S MUST BE RUN ON THE GERBER BEFORE BUILDING BOARDS.
UNLESS PRIOR APPROVAL IS GIVEN IN WRITING BY FREESCALE.

14. TEARDROPS MAYBE ADDED AT THE FAB HOUSE TO ALL SIGNAL LAYERS.

15. TWO SOLDER SAMPLES TO BE PROVIDED.

16. BASIC GRID INCREMENT AT 1:1 IS .0001.


17. SUPPLIER MARKINGS - ON SOLDER SIDE ONLY, WHERE SHOWN.
- MUST BE UL RECOGNIZED AND MUST HAVE AN ID THAT CONFORMS TO UL94V-0

18. THE PWB WILL BE MARKED AS LEAD FREE BY USE OF AN INK STAMP ☒


19. THE PWB WILL BE MARKED AS LEAD FREE PROCESS COMPATIBLE BY USE OF AN INK STAMP (260°C)

20. ALL PLATED AND NON-PLATED THROUGH HOLES ARE TO BE DRILLED AT PRIMARY DRILL STEP.
ALL HOLE LOCATION TOLERANCES ARE TO BE $\pm .002$ IN REFERENCE TO THE PRIMARY DATUM.

21. FINISHED PCB MUST BE PANELIZED FOR ASSEMBLY ACCORDING TO CONTRACT MANUFACTURERS REQUIREMENTS. THE ADDITION OF RAILS AND .125"NON-PLATED TOOLING HOLES ARE AT THE DISCRETION OF CONTRACT MANUFACTURER.PANELIZATION MUST BE APPROVED BY CONTRACT MANUFACTURER.



DRILL CHART: TOP to BOTTOM				
ALL UNITS ARE IN MILS				
FIGURE	SIZE	TOLERANCE	PLATED	QTY
①	12.0	+0.0/-12.0	PLATED	75
②	37.0	+3.0/-3.0	PLATED	60
③	39.0	+3.0/-3.0	PLATED	34
④	47.0	+3.0/-3.0	PLATED	45
⑤	63.0	+3.0/-3.0	PLATED	4
⑥	67.0	+3.0/-3.0	PLATED	60
⑦	40.0	+2.0/-2.0	NON-PLATED	2
⑧	140.0	+2.0/-2.0	NON-PLATED	4
⑨	91.0x32.0	+3.0/-3.0	PLATED	4



PART NO. <div>170-30111</div>		NXP SEMICONDUCTORS 6501 WILLIAM CANNON DRIVE WEST AUSTIN, TEXAS 78735 USA					
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO NXP AND SHALL NOT BE USED FOR ENGINEERING DESIGN PROCUREMENT OR MANUFACTURE IN WHOLE OR IN PART WITHOUT THE CONSENT OF NXP.		TITLE: PRINTED WIRING BOARD BATT-14EMULATOR					
APPROVALS		DATE		SIZE	CAD FILE NAME	DWG. NO.	REV
DRAW Radu Maier nPRO		02-12-18		D	LAY-30111	FAB-30111	B
CHECKED Catalin Neacsu		02-12-18					
DESIGN ENGINEER Philippe Perruchoud		02-12-18					
SCALE 1/1		DO NOT SCALE DRAWING				SHEET 1 OF 1	