


NOTES (UNLESS OTHERWISE SPECIFIED):

- THIS DRAWING SPECIFIES THE REQUIREMENTS FOR A PRINTED WIRING BOARD IN ACCORDANCE WITH SPECIFICATION IPC-6012 CLASS 2 (LATEST REVISION).
- THE PWB MUST BE LEAD FREE ASSEMBLY PROCESS COMPATIBLE AND MUST BE ABLE TO HANDLE A MINIMUM OF 5 CYCLES AT 260 DEGREES CELSIUS FOR 10 SECONDS.
- BASE MATERIAL - LAMINATE AND PREPREG SHALL MEET IPC-4101D-26, 83 or 98
T_g - MUST BE GREATER THAN OR EQUAL TO 150 DEGREES CELSIUS.
T_d - MUST BE GREATER THAN OR EQUAL TO 330 DEGREES CELSIUS.
- COPPER FOIL WEIGHT - SEE STACKUP DETAIL 'A'
- CHARACTERISTIC IMPEDANCE - SEE DETAIL 'B'
- MINIMUM CONDUCTIVE WIDTH/SPACING TO BE .004"/.005"
- PLATING FINISH: A, BOTH SIDES ENIG; TO MEET THE REQUIREMENTS OF IPC-4552 (LATEST REVISION).
- FAB VENDOR IS NOT ALLOWED TO USE ODB FOR FABRICATION. CAN BE USED ONLY FOR REFERENCE.
- SOLDERMASK - TO MEET THE REQUIREMENTS OF IPC-SM-840E (OR LATEST REVISION). GREEN COLOR, BOTH SIDES. MODIFICATION OF SOLDERMASK IS NOT ALLOWED WITHOUT WRITTEN PERMISSION FROM NXP. TYPE: LPI OR EQUIVALENT.
A. LOCATION = +/- .002" OF PLATED PADS.
B. DIAMETER OR SIZE = +/- .002 OF ORIGINAL DATA
- SILKSCREEN - WHITE EPOXY OR ACRYLIC INK, BOTH SIDES. NO SILKSCREEN ON ANY EXPOSED COPPER FEATURE.
- ELECTRICAL TEST - 100% IPCD356. PCB FABRICATOR TO PERFORM A NET COMPARE AGAINST THE IPCD356 NETLIST PROVIDED BY NXP.
- PRINTED WIRING BOARD IS TO BE INDIVIDUALLY BAGGED.
- DFM CHECK MUST BE RUN ON BOARD DATA BEFORE BUILDING BOARDS, UNLESS PRIOR APPROVAL IS GIVEN IN WRITING BY NXP.
- TEARDROPS MAY BE ADDED AT THE FAB HOUSE TO ALL SIGNAL LAYERS.
- TWO SOLDER SAMPLES TO BE PROVIDED.
- 16** SUPPLIER MARKINGS - ON SECONDARY SIDE ONLY, WHERE SHOWN.
- MUST BE UL RECOGNIZED AND MUST HAVE AN ID THAT CONFORMS TO UL94V-0
- THE PWB WILL BE MARKED AS LEAD FREE BY USE OF AN INK STAMP **(26)**
- THE PWB WILL BE MARKED AS LEAD FREE PROCESS COMPATIBLE BY USE OF AN INK STAMP **(260C)**
- ALL PLATED AND NON-PLATED THROUGH HOLES ARE TO BE DRILLED AT PRIMARY DRILL STEP. ALL HOLE LOCATION TOLERANCES ARE TO BE +/- .002 IN REFERENCE TO THE PRIMARY DATUM UNLESS OTHERWISE SPECIFIED.
- FINISHED PCB MUST BE PANELIZED FOR ASSEMBLY ACCORDING TO CONTRACT MANUFACTURERS REQUIREMENTS. THE ADDITION OF RAILS AND .125" NON-PLATED TOOLING HOLES ARE AT THE DISCRETION OF CONTRACT MANUFACTURER. PANELIZATION MUST BE APPROVED BY CONTRACT MANUFACTURER.
- THE MANUFACTURE HAS THE OPTION TO ADD COPPER THIEVING ON OUTER AND INNER LAYERS, KEEP A MINIMUM DISTANCE OF .100" FROM ANY BOARD FEATURES.
- 22** THIS BOARD USES VIA-IN-PAD: SEE FAB_VIAFILL.ART
A. ALL VIAS USING X.1 DRILL SIZES ARE TO BE FILLED WITH NON-CONDUCTIVE VIA FILL. LACKWERKE-PETERS PP2795 OR EQUIVALENT AND MADE PLANAR TO THE PADS.
B. OVERPLATE THE FILLED VIA AND APPLY FINISH METAL TREATMENT.
C. DIMPLE ON VIA-IN-PADS MUST BE NO GREATER THAN .003" AND PROTRUSION NO GREATER THAN .002"
- INTENTIONAL 18 SHORTS AT:


LocationStart	LocationEnd	RefDes	Net 1	Net 2
(100.00 110.00)	(100.00 70.00)	SH5	PTC7	LLWU/NMI_B
(40.00 -70.00)	(0.00 -70.00)	SH3	PTD2/TMP1_CHO	PWM/TMP1_CHO
(0.00 833.00)	(0.00 793.00)	SH2	ADC_IN	ADCO_A13
(100.00 833.00)	(100.00 793.00)	SH1	RESET	RST_TGTMCU_B
(300.00 110.00)	(300.00 70.00)	SH9	PTA17	LPUARTO_TX
(200.00 110.00)	(200.00 70.00)	SH7	PTA16	LPUARTO_RX
(300.00 833.00)	(300.00 793.00)	SH6	LPSP11_SCK	PTB2
(200.00 833.00)	(200.00 793.00)	SH4	LPSP11_PSCO	PTB0
(521.26 -140.00)	(600.00 -140.00)	JS2	P_LED	V_BRD
(460.00 -73.03)	(500.00 -73.03)	SH13	PTD3/I2C1_SDA	LP12C1_SDA
(400.00 110.00)	(400.00 70.00)	SH11	PTB5	LP12C1_SCL
(400.00 833.00)	(440.00 833.00)	SH8	LPSP11_SIN	PTB1
(500.00 833.00)	(540.00 833.00)	SH10	LPSP11_SOUT	PTB3
(600.00 110.00)	(600.00 70.00)	SH14	P5V	5V_MIKROE
(1652.41 275.60)	(1692.41 275.60)	SH15	V_BRD	VCC_TGMCU
(1642.41 1012.71)	(1642.41 933.97)	JS1	VDD_MEM	V_BRD
(1969.89 1280.00)	(1906.89 1280.00)	SH19	P3V3_LDO	V_BRD
(2483.41 955.97)	(2483.41 955.97)	SH12	3V3_MIKROE	V_BRD

REVISIONS						
ZONE	REV	DESCRIPTION	DATE	APPROVED		
				DE	PE	CAD
	A	ORIGINAL RELEASE	08-24-21	A.O.	J.C.	E.L.
	B	SECOND RELEASE	05-25-22	A.O.	J.C.	E.L.
	C	THIRD RELEASE	02-02-23	A.O.	J.C.	E.L.



DESIGN CROSS SECTION CHART
TOTAL THICKNESS 62.426 MIL
BOARD THICKNESS TOLERANCE +/-10%

DETAIL A
LAYER STACKUP
SCALE: NONE



DETAIL B
IMPEDANCE REQUIREMENTS
IMPEDANCE TOLERANCE IS 10%

LAYERS	SE		DIFF								COPLANAR		
	TRACE WIDTH	IMPEDANCE	TRACE WIDTH	TRACE SPACING	IMPEDANCE	REFERENCE LAYER	TRACE WIDTH	TRACE SPACING	IMPEDANCE	REFERENCE LAYER	TRACE WIDTH	GAP	IMPEDANCE
L1_PS	N/A	N/A	9.50	6.50	90.00	2	11.00	12.00	100.00	2	N/A	6.00	50.00
L3_INT_1	5.00	50.00	4.00	7.00	100.00	2/4	N/A	N/A	N/A	N/A	N/A	N/A	N/A
L4_INT_2	5.00	50.00	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A
L6_SS	N/A	N/A	9.50	6.50	90.00	5	11.00	12.00	100.00	5	N/A	N/A	N/A

*IMPEDANCE TABLE VALUES ARE BASED ON THE FAB VENDOR SUPPLIED STACK-UP
IF ANY IMPEDANCE IS NOT FOUND ON A SPECIFIC LAYER, PLEASE IGNORE IT

DRILL CHART: TOP to BOTTOM				
ALL UNITS ARE IN MILS				
FIGURE	FINISHED_SIZE	TOLERANCE_DRILL	PLATED	QTY
⊙	100.0	+2.0/-2.0	NON-PLATED	1
+	8.0	+0.0/-8.0	PLATED	1832
⊙	8.1	+0.0/-8.1	PLATED	164
⊙	26.0	+2.0/-2.0	PLATED	20
⊕	35.0	+2.0/-2.0	PLATED	48
⊙	40.0	+2.0/-2.0	PLATED	4
⊙	40.0	+3.0/-3.0	PLATED	30
⊕	33.0x26.0	+3.0/-3.0	PLATED	2
⊕	59.0x32.0	+3.0/-3.0	PLATED	2
⊕	111.0x32.0	+2.0/-2.0	PLATED	3
⊕	122.0x32.0	+2.0/-2.0	PLATED	2

A

PART NO. 170-50702		THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO NXP AND SHALL NOT BE USED FOR ENGINEERING DESIGN PROCEDURE OR MANUFACTURE IN WHOLE OR IN PART WITHOUT THE CONSENT OF NXP.		NXP SEMICONDUCTORS 6501 WILLIAM CANNON DRIVE WEST AUSTIN, TEXAS 78735 USA	
APPROVALS		DATE		TITLE: PRINTED WIRING BOARD X - KW45B41Z - LOC	
DRAWN EDUARDO LOPEZ		08-24-21		SIZE D	
CHECKED JEEVANANTH C.		08-24-21		CAD FILE NAME LAY-50702	
DESIGN ENGINEER ANTONIO QUIROZ		08-24-21		DWG. NO. FAB-50702	
SCALE 1/1		DO NOT SCALE DRAWING		SHEET 1 OF 2	

ALL PARTS, MATERIALS AND FINISHED ASSEMBLY SHALL MEET THE ROHS COMMISSION DELEGATED DIRECTIVE (EU) 2015/863 OF 31 MARCH 2015 AMENDING ANNEX I TO DIRECTIVE 2011/65/EU. A CERTIFICATE OF COMPLIANCE IS REQUIRED UPON REQUEST.

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE:
DECIMALS .XX .01 .0-30°
XXX .005
✓ RMS ALL MACHINED SURFACES. BREAK ALL SHARP EDGES AND CORNERS. REMOVE BURRS.
UNDERLINED DIM. NOT TO SCALE. THIRD ANGLE ORTHOGRAPHIC PROJECTION IS USED.

8

7

6

5

4

4

3


2

1

NOTES (UNLESS OTHERWISE SPECIFIED):

REVISIONS						
ZONE	REV	DESCRIPTION	DATE	APPROVED		
				DE	PE	CAD
	A	ORIGINAL RELEASE	08-24-21	A.O.	J.C.	E.L.
	B	SECOND RELEASE	05-25-22	A.O.	J.C.	E.L.
	C	THIRD RELEASE	02-02-23	A.O.	J.C.	E.L.

THIS FAB_VIAFILL.ART SHOWS LOCATIONS OF VIA-IN-PAD TO BE FILLED.



D

D

C

C

B

B

A

A

8

7

6

5

4

4

3

2

1

ALL PARTS, MATERIALS AND FINISHED ASSEMBLY SHALL MEET THE 2005 COMMISSION DELEGATED DIRECTIVE (EU) 2015/1181 OF 21 MARCH 2015 AND/OR ANNEX I (PART 2) DIRECTIVE 2011/65/EU. A CERTIFICATE OF COMPLIANCE IS REQUIRED UPON REQUEST.

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES
 TOLERANCES ARE:
 DECIMALS ANGLES
 .XX .01 0-30°
 .XXX .005
 ✓ RMS ALL MACHINED SURFACES.
 BREAK ALL SHARP EDGES AND CORNERS. REMOVE BURRS.
 UNDERLINED DIM. NOT TO SCALE. THIRD ANGLE ORTHOGRAPHIC PROJECTION IS USED.

PART NO. 170-50702		THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO NXP AND SHALL NOT BE USED FOR ENGINEERING DESIGN PROCEDURE OR MANUFACTURE IN WHOLE OR IN PART WITHOUT THE CONSENT OF NXP.		NXP SEMICONDUCTORS 6501 WILLIAM CANNON DRIVE WEST AUSTIN, TEXAS 78735 USA	
<input type="checkbox"/> COMPANY PUBLIC <input checked="" type="checkbox"/> COMPANY INTERNAL <input type="checkbox"/> COMPANY CONFIDENTIAL		APPROVALS DATE DRAWN EDUARDO LOPEZ 08-24-21 CHECKED JEEVANANTH C. 08-24-21 DESIGN ENGINEER ANTONIO QUIROZ 08-24-21		TITLE: PRINTED WIRING BOARD X - KW45B41Z - LOC	
SIZE D	CAD FILE NAME LAY-50702	DWG. NO. FAB-50702	REV A	SCALE 1/1 DO NOT SCALE DRAWING SHEET 2 OF 2	