

Table of Contents

Page 1	TITLE_PAGE
Page 2	BLOCK DIAGRAM
Page 3	INTERFACE AND MIC ARRAY
Page 4	CLK DRV AND SIGNAL MUX
Page 5	POWER AND LEDS
Page 6	MECHANICAL LAYOUT


Revision History

Rev .	Date	Description
X1	2021.2.11	Preliminary schematic
A	2021.2.25	Rev A Release. Change J1, Updated U35 part number, Change VDD_1V8 to VDD_Updated System Block Diagram to match
AX1	2021.07.16	Rev AX1 update - changed J5 and added J14 and J15 to allow more flexibility in setting Clk / Data combinations
B	2021.08.17	Rev B Release


8CH DMIC













GENERAL DESIGN NOTES

- Unless Otherwise Specified:
All resistors are in ohms, 5%, 1/16 Watt
All capacitors are in uF, 20%, 50V
All voltages are DC
- Critical components that require tolerances tighter than listed in Note 1 are labeled with required tolerance on schematic. Non-critical components may be filled with tighter tolerance parts for BOM consolidation purposes, but may be changed to meet the general tolerances of Note 1 if desired.
- Interrupted lines coded with the same letter or letter combinations are electrically connected.
- Device type number is for reference only. The number varies with the manufacturer.
- Special signal usage:
_B or 'n' Denotes - Active-Low Signal
<> or [] Denotes - Vectored Signals
- Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

		6501 William Cannon Drive West Austin, TX 78725-6598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
© NXP SEMICONDUCTORS		Classification: Company Internal/Proprietary	
Designer: Al Morrow	Drawing Title: 8CH-DMIC		
Drawn by: Al Morrow	Page Title: TITLE PAGE		
Approved: <Approved>	Size C	Document Number SCH-48278 PDF: SPF-48278	Rev B
Date: Tuesday, August 17, 2021		Sheet 1 of 6	


8-CH DMIC Block Diagram






This line indicates default jumper settings
This corresponds to Config2 for clock config
(table on page 4) and 0M10, 7M10, 8M10 DMC
configuration

PAP Classification:		CP:	LOC: X PUBL:
Drawing Title:		8CH-DMIC	
Page Title:		INTERFACE AND MIC ARRAY	
Size	Document Number	SCH-48278 PDF: SPF-48278	Rev
C			B
Date:	Tuesday, August 17, 2021	Sheet	3 of 6





IAP Classification: CP		BUK: X	PUBL:
Drawing Title: 8CH-DMIC			
Page Title: POWER AND LEDS			
Size C	Document Number SCH-48278 PDF: SPF-48278	Rev B	
Date: Tuesday, August 17, 2021	Sheet 5	of 6	

REF DES	JUMPER(DEFAULT)	JUMPER(OPTION1)	PAGE NAME
J2	OFF:POLARITY SEL L		003: Interface and Mic Array
J4,J3	ON:POLARITY SEL H		003: Interface and Mic Array
J10,J7,J13,J11,J6	OFF:DMIC SEL OFF		004: Clk Drv and Signal MUX
J15	ON:1-2 CLK45 SEL	2-3 CLK67 SEL	004: Clk Drv and Signal MUX
J5	ON:2-3 CLK23 SEL	1-2 CLK01 SEL	004: Clk Drv and Signal MUX
J14	ON:2-3 CLK45 SEL	1-2 CLK01 SEL	004: Clk Drv and Signal MUX
J9,J8,J12	ON:DMIC SEL		004: Clk Drv and Signal MUX

6Mic, 7Mic, 8Mic	J3	J4	J8	J9	J12	
2Mic, 3MicA, 3MicC			J6	J9	J10	
3MicB, 4MicA			J7	J9	J10	J11
4MicB, 5Mic	J2		J7	J8	J13	

Single: Any

2MIC- 0 - 3 (70mm)

3MICA: 0, 3, 9

3MICB: 0, 2, 4 (62mm)

3MICC: 0, 3, 6

4MICA: 0-2-4 + 6


4MICB: 1-2-7-8 (35mm)


5MIC: 1-2-7-8 + 10

6MIC: 0-1-2-3-4-5 (62mm)

7MIC: 0-1-2-3-4-5, 6

8MIC: 0-1-2-3-4-5, 6 + 10



			
IAP Classification: CP: BUC: X PUBL:			
Drawing Title:			
8CH-DMIC			
Page Title:			
Mechanical			
Size C	Document Number SCH-48278 PDF: SPF-48278	Rev B	
Date: Tuesday, August 17, 2021	Sheet 6	of 6	