

SOT949-6

HVQFN56, thermal enhanced very thin quad flat package, no leads; 56 terminals, 0.4 mm pitch, 7 mm x 7 mm x 0.85 mm body

10 April 2019

Package information

1 Package summary

Terminal position code Q (quad)

Package type descriptive code HVQFN56

Package type industry code HVQFN56

Package style descriptive code HVQFN (thermal enhanced very thin quad

flatpack; no leads)

Package body material type P (plastic)

Mounting method type S (surface mount)

Issue date 01-03-2019

Manufacturer package code 98ASA01369D


Table 1. Package summary

Parameter	Min	Nom	Max	Unit	
package length	-	7	-	mm	
package width	-	7	-	mm	
package height	-	0.85	-	mm	
nominal pitch	-	0.4	-	mm	
actual quantity of termination	-	56	-		




HVQFN56, thermal enhanced very thin quad flat package, no leads; 56 terminals, 0.4 mm pitch, 7 mm x 7 mm x 0.85 mm body

2 Package outline




HVQFN56, thermal enhanced very thin quad flat package, no leads; 56 terminals, 0.4 mm pitch, 7 mm x 7 mm x 0.85 mm body



HVQFN56, thermal enhanced very thin quad flat package, no leads; 56 terminals, 0.4 mm pitch, 7 mm x 7 mm x 0.85 mm body

3 Soldering



SOT949-6

HVQFN56, thermal enhanced very thin quad flat package, no leads; 56 terminals, 0.4 mm pitch, 7 mm x 7 mm x 0.85 mm body




Figure 4. Reflow soldering footprint part2 for HVQFN56 (SOT949-6)

HVQFN56, thermal enhanced very thin quad flat package, no leads; 56 terminals, 0.4 mm pitch, 7 mm x 7 mm x 0.85 mm body




Figure 5. Reflow soldering footprint part3 for HVQFN56 (SOT949-6)

HVQFN56, thermal enhanced very thin quad flat package, no leads; 56 terminals, 0.4 mm pitch, 7 mm x 7 mm x 0.85 mm body

NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

3. PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.

4. COPLANARITY APPLIES TO LEADS AND DIE ATTACH FLAG.

5. MIN. METAL GAP SHOULD BE 0.15 MM.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 01 MAR 2019

MECHANICAL OUTLINE STANDARD: DRAWING NUMBER: REVISION:
PRINT VERSION NOT TO SCALE NON JEDEC 98ASA01369D A

Figure 6. Package outline note HVQFN56(SOT949-6)

HVQFN56, thermal enhanced very thin quad flat package, no leads; 56 terminals, 0.4 mm pitch, 7 mm x 7 mm x 0.85 mm body

4 Legal information

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including -without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

HVQFN56, thermal enhanced very thin quad flat package, no leads; 56 terminals, 0.4 mm pitch, 7 mm x 7 mm x 0.85 mm body

Contents

1	Package summary	1
2	Package outline	2
3	Soldering	
4	Legal information	