

SOT2008-1

thermal enhanced low profile fine-pitch land grid array package, 13 terminals, 0.5 mm pitch, 2.2 mm x 2.2 mm x 0.68 mm body

2 July 2021

Package information

1 Package summary

Terminal position code Q (quad)

Package type descriptive code HLFLGA12

Package style descriptive code HLLGA (thermal enhanced low profile land grid

array)

Mounting method type S (surface mount)

Issue date05-02-2020Manufacturer package code98ASA01395D


Table 1. Package summary

Parameter	Min	Nom	Max	Unit
package length	2.1	2.2	2.3	mm
package width	2.1	2.2	2.3	mm
package height	0.63	0.68	0.73	mm
nominal pitch	-	0.5	-	mm
actual quantity of termination	-	13	-	




thermal enhanced low profile fine-pitch land grid array package, 13 terminals, 0.5 mm pitch, 2.2 mm x 2.2 mm x 0.68 mm body

2 Package outline




thermal enhanced low profile fine-pitch land grid array package, 13 terminals, 0.5 mm pitch, 2.2 mm x 2.2 mm x 0.68 mm body



thermal enhanced low profile fine-pitch land grid array package, 13 terminals, 0.5 mm pitch, 2.2 mm x 2.2 mm x 0.68 mm body

Soldering 3




THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V.	ALL RIGHTS RESERVED		DATE: 0	5 FEB 2020
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	
PRINT VERSION NOT TO SCALE	NON-JEDEC	98ASA01395D	В	

Figure 3. Reflow soldering footprint part1 for HLFLGA12 (SOT2008-1)

thermal enhanced low profile fine-pitch land grid array package, 13 terminals, 0.5 mm pitch, 2.2 mm x 2.2 mm x 0.68 mm body



PCB DESIGN GUIDELINES - I/O PADS AND SOLDERABLE AREAS

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V.	ALL RIGHTS RESERVED		DATE: 0	5 FEB 2020
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	
PRINT VERSION NOT TO SCALE	NON-JEDEC	98ASA01395D	В	

Figure 4. Reflow soldering footprint part2 for HLFLGA12 (SOT2008-1)

thermal enhanced low profile fine-pitch land grid array package, 13 terminals, 0.5 mm pitch, 2.2 mm x 2.2 mm x 0.68 mm body




Figure 5. Reflow soldering footprint part3 for HLFLGA12 (SOT2008-1)

thermal enhanced low profile fine-pitch land grid array package, 13 terminals, 0.5 mm pitch, 2.2 mm x 2.2 mm x 0.68 mm body

H-FC-PLGA-13 I/O 2.2 X 2.2 X 0.68 PKG, 0.5 PITCH S0T2008-1

NOTES:

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

 $\frac{\sqrt{3}}{\sqrt{3}}$ PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.

DIMENSION APPLIES TO ALL LEADS AND FLAG.

THE BOTTOM VIEW SHOWS THE SOLDERABLE AREA OF THE PADS. THE CENTER PAD (PIN 13) IS SOLDER MASK DEFINED. SOME PERIPHERAL PADS ARE SOLDER MASK DEFINED (SMD) AND OTHERS ARE NON-SOLDER MASK DEFINED (NSMD).

© NXP B.V. ALL RIGHTS RESERVED

DATE: 05 FEB 2020

MECHANICAL OUTLINE STANDARD: DRAWING NUMBER: REVISION: PRINT VERSION NOT TO SCALE NON—JEDEC 98ASA01395D B

Figure 6. Package outline note HLFLGA12 (SOT2008-1)

thermal enhanced low profile fine-pitch land grid array package, 13 terminals, 0.5 mm pitch, 2.2 mm x 2.2 mm x 0.68 mm body

4 Legal information

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

thermal enhanced low profile fine-pitch land grid array package, 13 terminals, 0.5 mm pitch, 2.2 mm x 2.2 mm x 0.68 mm body

Contents

1	Package summary	1
2	Package outline	
3	Soldering	
4		