

# PCA9422

## Power management IC for low-power microcontroller applications

Rev. 1.0 — 14 August 2024

Objective short data sheet

### 1 General description

---

The PCA9422 is a highly-integrated Power Management IC (PMIC), targeted to provide a full power management solution for low power microcontroller applications or other similar applications.

The device consists of a linear battery charger capable of charging up to 640 mA current. It has an I<sup>2</sup>C programmable Constant Current (CC) and Constant Voltage (CV) values for flexible configuration. Various built-in protection features such as input overvoltage protection, overcurrent protection, thermal protection, etc. are also provided for safe battery charging. It also features JEITA compliant charging.

The device also integrates three step-down DC/DC converters (bucks) which have I<sup>2</sup>C programmable output voltage. All buck regulators have integrated high-side and low-side switches and related control circuitry, to minimize the external component counts, a Pulse-Frequency Modulation (PFM) approach is utilized to achieve better efficiency under light load condition. Other protection features such as overcurrent protection, under-voltage lockout (UVLO), etc. are also provided. By default, the input for these regulators is powered from either VIN or VBAT, whichever is greater.

One ultra-low quiescent Buck-Boost converter is designed to power system peripherals that require voltages higher and/or lower than the battery voltage, it seamlessly transitions between buck, buck-boost, and boost modes, minimizing discontinuities and subharmonics in the output voltage ripple.

In addition, four on-chip LDO regulators are provided to power up various voltage rails in the system. One LDO is for SNVS core power supply, two 200 mA NMOS LDOs with load switch feature are capable of regulating to low output voltage from buck regulator output. One 200 mA PMOS LDO is purposed to supply power to microcontroller or peripheral devices.

Other features such as FM+ I<sup>2</sup>C-bus interface, chip enable, interrupt signal, OTP configurations etc. are also provided.

The chip is offered in 2.90 mm x 3.00 mm, 7 x 7 bump, 0.4 mm pitch WLCSP package.



## 2 Features and benefits

- Linear battery charger for charging single cell Li-Ion battery
  - 26 V tolerance on VIN pin
  - Programmable input OVP (5.75 V)
  - Programmable constant current (up to 640 mA) and pre-charge low voltage current threshold
  - Programmable constant voltage regulation
  - Programmable automatic recharge voltage and termination current threshold
  - Built-in protection features such as input OVP (Over Voltage Protection), battery OCP (Over Current Protection), thermal protection
  - JEITA compliant
  - Battery attached detection
  - Over-temperature protection
- Three step-down DC/DC converters
  - Very low quiescent current
  - Programmable output voltage
  - SW1: core buck converter, 0.4 V~1.975 V output, 6.25 mV/step, up to 300 mA
  - SW2: system buck converter, 0.4 V~3.4 V output, 25 mV/step, up to 500 mA
  - SW3: core buck converter, 0.4 V~1.975 V output, 6.25 mV/step, up to 300 mA
  - Low power mode for extra power saving
- One Buck-Boost converter
  - Ultra-low quiescent current
  - High-efficient Boost mode
  - Seamlessly transition between Buck, Boost and Buck-Boost modes
  - 2.5 V~5.5 V input and 1.8 V~5.0 V output, 25 mV/step, up to 500 mA
- Four LDOs
  - Programmable output voltage regulation
  - LDO1: always-on LDO, 0.8 V~3.0 V output, 25 mV/step, up to 10 mA
  - LDO2: system LDO/Load switch, 0.5 V~1.95 V output, 25 mV/step, up to 200 mA
  - LDO3: system LDO/Load switch, 0.5 V~1.95 V output, 25 mV/step, up to 200 mA
  - LDO4: LDO, 0.8 V~3.3 V output, 25 mV/step, up to 200 mA
- 1 MHz I<sup>2</sup>C-bus slave interface
- -40 °C to +85 °C ambient temperature range
- Offered in 7 x 7 bump-array WLCSP

### 3 Applications

---

- Low power microcontroller application
- Wearable Devices
- IoT

## 4 Ordering information

Table 1. Ordering information

Type number	Topside marking	Package			Processor
		Name	Description	Version	
PCA9422AUK	PCA9422A	WLCSP49	Wafer Level Chip Scale Package, 49 terminals, 0.4 mm pitch, 2.90 mm x 3.00 mm x 0.57 mm body	SOT1444-13	i.MX RT500/RT600
PCA9422BUK	PCA9422B	WLCSP49	Wafer Level Chip Scale Package, 49 terminals, 0.4 mm pitch, 2.90 mm x 3.00 mm x 0.57 mm body	SOT1444-13	i.MX RT700

Details of the OTP programming for each device can be found in [Table 5](#).

### 4.1 Ordering options

Table 2. Ordering options

Type number	Orderable part number	Package	Packing method	Minimum order quantity	Temperature range
PCA9422AUK	PCA9422AUKZ	WLCSP49	REEL 7" Q1 DP CHIPS	3000	-40°C to +85°C
PCA9422BUK	PCA9422BUKZ	WLCSP49	REEL 7" Q1 DP CHIPS	3000	-40°C to +85°C

5 Simplified block diagram




Figure 1. Block diagram

## 6 Pinning information

### 6.1 Pinning




Figure 2. PCA9422UK pinout (WLCSP49) – top view

### 6.2 Pin description

Table 3. Pin description

Symbol	Pin WLCSP49	Pin Type	Description
<b>INPUT SUPPLY</b>			
VIN	A1, B1	P	Input supply voltage. Bypass with a 4.7µF/6.3V ceramic capacitor and a 2.2µF/25V capacitor (optional).
VSYS	A2, B2	P	Bypass output of VIN, connect with a typical 22µF/10V decoupling capacitor.
VINT	D5	P	Internal power supply output, bypass with 2.2µF/10V to GND.
<b>LINEAR CHARGER</b>			
VBAT	A3, B3	P	Battery (+) connection point. One typical 4.7µF/6.3V decoupling capacitor should be connected between VBAT to system ground.
VL	A5	P	Internal charger 3.0V logic supply powered from VIN. Bypass with a 4.7µF/6.3V ceramic capacitor.
THERM	B5	I	Battery temperature sensing pin. An external 10K ohm thermistor is connected between THERM pin and system ground.

Table 3. Pin description...continued

Symbol	Pin WLCSP49	Pin Type	Description
<b>BUCK1 STEP_DOWN CONVERTER (SW1)</b>			
PSYS12	C7	P	Input supply for SW1 and SW2. Bypass with two typical 4.7µF/6.3V ceramic capacitors. Connect to VSYS power domain as short as possible in the system.
LX1	D7	P	Switching node for SW1. Connect to a 0.47µH inductor.
SW1_OUT	D6	I	Feedback pin. Bypass with a 22µF/6.3V ceramic capacitor.
PGND1	E7	P	Power ground for buck 1 (SW1). Connect ground nodes of bypass capacitors for PSYS12 and SW1_OUT as close to PGND1 pin as possible in the system.
<b>BUCK2 STEP_DOWN CONVERTER (SW2)</b>			
LX2	B7	P	Switching node for SW2. Connect to a 0.47µH inductor.
SW2_OUT	A6	I	Feedback pin. Bypass with a 22µF/6.3V ceramic capacitor.
PGND2	A7	P	Power ground for buck 2 (SW2). Connect ground nodes of bypass capacitors for PSYS12 and SW2_OUT as close to PGND2 pin as possible in the system.
<b>BUCK3 STEP_DOWN CONVERTER (SW3)</b>			
PSYS3	G7	P	Input supply for SW3. Bypass with one typical 4.7µF/6.3V ceramic capacitor. Connect to VSYS power domain as short as possible in the system.
LX3	F7	P	Switching node for SW3. Connect to a 0.47µH inductor.
SW3_OUT	E6	I	Feedback pin. Bypass with a 22µF/6.3V ceramic capacitor.
PGND3	F6, G6	P	Power ground for buck 3 (SW3). Connect ground nodes of bypass capacitors for PSYS3 and SW3_OUT as close to PGND3 pin as possible in the system.
<b>BUCK-BOOST CONVERTER (SW4)</b>			
PSYS4	C1	P	Input supply for SW4. Bypass with a typical 4.7µF/6.3V ceramic capacitor. Connect to VSYS power domain as short as possible in the system.
LX4A	D1	P	Switching node for SW4. Connect to a 2.2µH inductor.
LX4B	F1	P	Switching node for SW4. Connect to a 2.2µH inductor.
SW4_OUT	E2, F2	P	SW4 output, bypass with two 22µF/10V ceramic capacitors.
SW4_FB	D2	I	SW4 feedback pin.
PGND4	E1	P	Power ground for SW4. Connect ground nodes of bypass capacitors for PSYS4 and SW4_OUT as close to PGND4 pin as possible in the system.
<b>LOW_DROPOUT REGULATORS</b>			
LDO1_OUT	D3	P	LDO1 output. It is always-ON supply. The input supply is VSYS internally. Bypass with a 2.2µF/10V ceramic capacitor.
LDO2_OUT	G1	P	LDO2 output. The input supply is VSYS. Bypass with a 4.7µF/6.3V ceramic capacitor.
LDO3_OUT	G4	P	LDO3 output. The input supply is VSYS. Bypass with a 4.7µF/6.3V ceramic capacitor.

Table 3. Pin description...continued

Symbol	Pin WLCSP49	Pin Type	Description
LDO4_OUT	F3	P	LDO4 output. The input supply is V <sub>SYS</sub> . Bypass with two 4.7µF/6.3V ceramic capacitors.
LDO2_IN	G2	P	LDO2 input. Bypass with a 4.7µF/6.3V ceramic capacitor.
LDO3_IN	G5	P	LDO3 input. Bypass with a 4.7µF/6.3V ceramic capacitor.
LDO4_IN	G3	P	LDO4 input. Bypass with two 4.7µF/6.3V ceramic capacitors.
<b>LOGIC INPUTS</b>			
ON	D4	I	ON pin with an internal pull-up resistor, 1MΩ typ, to higher of V <sub>SYS</sub> and V <sub>BAT</sub> .
SLEEP_MODE0	F4	I	SLEEP mode input or Mode selection input pin #0 from Application processor
STBY_MODE1	C6	I	STANDBY mode input or Mode selection input pin #1 from Application processor.
DVS_CTRL0	E4	I	BUCK DVS (Dynamic Voltage Scaling) control input pin #0
DVS_CTRL1	E3	I	BUCK DVS control input pin #1
DVS_CTRL2	C5	I	BUCK DVS control input pin #2
<b>LOGIC OUTPUTS</b>			
INTB	C2	O	Interrupt output, Open-drain type. Place a pull-up resistor from 20kΩ to 220kΩ to a system I/O supply rail.
SYRSTn	B6	O	Reset output for external MCU, Open-drain type. Place a pull-up resistor from 20kΩ to 220kΩ to a system I/O supply rail.
<b>LOGIC INPUTS AND OUTPUTS</b>			
GPIO	C3	I/O	General Purpose IO or LED current sink channel. LED current sink channel is connected to the cathode of an LED and is capable of sinking up 6mA.
<b>ANALOG OUTPUTS</b>			
AMUX	C4	O	Analog multiplex output.
<b>SERIAL I<sup>2</sup>C INTERFACE</b>			
SCL	E5	I	I <sup>2</sup> C Interface clock pin. Place a pull-up resistor between 2.2kΩ and 10kΩ to a system I/O supply rail.
SDA	F5	I/O	I <sup>2</sup> C Interface data pin. Place a pull-up resistor between 2.2kΩ and 10kΩ to a system I/O supply rail.
<b>DEVICE GROUND</b>			
AGND	A4, B4	P	Analog ground. It shall be connected to system ground through a via. Do not connect AGND to PGND1, PGND2, PGND3, or PGND4 on the top PCB layer in the system.



## 7 System block diagram




Figure 3. PCA9422 functional block diagram

Table 4. Power up sequence

Regulator	PCA9422A	PCA9422B
LDO1	1.8V, always-on	1.8V, always-on
SW1	T6, 1.0 V	T4, 1.0 V
SW2	T5, 1.0 V	T4, 1.1 V
SW3	T1, 1.8 V	T4, 1.0 V
SW4	T7, 5.0 V	T2, 1.8 V
LDO2	T2, 1.8 V	T3, 1.8 V
LDO3	T3, 1.2 V	T3, 1.2 V
LDO4	T4, 3.3 V	T3, 3.3 V

Details of the OTP programming for each device can be found in [Table 5](#).

## 8 Functional description

### 8.1 Power states




Figure 4. Power state diagram

### 8.2 Linear battery charger

The battery charger is a linear charger. Its charging is done through a linear switch with the following output protections:

- Reverse current protection
  - (triggers when  $V_{IN} < V_{BAT} + V_{CHG\_ENABLE}$ )
- Charging current limiting
  - (a function of programmed  $V_{INPUT\_AICL}$  threshold and battery temperature)
- VBAT overcurrent and overvoltage protection


After Charging Qualification Process is passed, if the battery voltage is below the  $V_{VBAT\_PRECHARGE}$  threshold, the battery is considered discharged and a pre-charge cycle begins. The amount of pre-charge current ( $I_{VBAT\_PRECHARGE}$ ) can be programmed through I<sup>2</sup>C register setting. This feature is useful when there is a load connected directly across the battery (at VBAT pin) “stealing” the battery current. The pre-charge current can be set higher to account for the system loading while allowing the battery to be properly conditioned. Once the battery voltage has charged to the  $V_{VBAT\_PRECHARGE}$  threshold, fast charge is initiated and a programmed fast charge current ( $I_{FAST\_CHG}$ ) is applied. The fast charge constant current is programmed using I<sup>2</sup>C register. The constant current provides the bulk of the charge. Power dissipation in the device is greatest in fast charge with a lower battery voltage.

If the device reaches a programmed thermal regulation threshold temperature from 60°C to 100°C in 10°C steps, the device enters thermal regulation. Thermal regulation reduces the charge current by -5.4%/°C to keep the temperature from rising any further when battery charger works in constant current charging mode, or at a reduced regulated voltage when battery charger works in constant voltage charging mode.

Figure 5 shows the charging profile begins with a dead battery condition. Once the cell has charged to the regulation voltage ( $V_{BAT\_REG}$ ) the voltage loop takes control and holds the battery at the regulation voltage until the current tapers to the termination threshold ( $I_{TOP\_OFF\_CURRENT}$ ).

### 8.2.1 Battery charging management

Battery charging management supports typical constant current / constant voltage charging profile for single cell Li-Ion battery, as well as pre-qualification (dead battery, low battery), top-off mode, etc.; JEITA and thermal regulation compliant.



## 9 PCA9422 OTP version

The PCA9422 can be configured to each regulator default voltage and start-up sequence from the internal OTP configuration. [Table 5](#) shows each OTP configuration for all devices.

**Table 5. OTP configuration**

Description	Register	PCA9422A	PCA9422B
Power up configuration	OTP_PWRUP_CFG	0b	0b
LDO1 (always-on LDO)	-	1.8 V	1.8 V
BUCK1 output voltage	OTP_B1_DVS0	1.0 V	1.0 V
BUCK1 start up sequence	OTP_PSEQ_BK1	T6	T4
BUCK1 output voltage maximum	OTP_B1_MAX_LIMIT	1.2 V	1.2 V
BUCK2 output voltage	OTP_B2_DVS0	1.0 V	1.1 V
BUCK2 start up sequence	OTP_PSEQ_BK2	T5	T4
BUCK2 output voltage maximum	OTP_B2_MAX_LIMIT	1.2 V	1.4 V
BUCK3 output voltage	OTP_B3_DVS0	1.8 V	1.0 V
BUCK3 start up sequence	OTP_PSEQ_BK3	T1	T4
BUCK3 output voltage maximum	OTP_B3_MAX_LIMIT	1.975 V	1.2 V
BUCK-BOOST output voltage	OTP_BB_VOUT	5.0 V	1.8 V
BUCK-BOOST start up sequence	OTP_PSEQ_BB	T7	T2
BUCK-BOOST output voltage maximum	OTP_BB_MAX_LMT	5.0 V	5.0 V
LDO2 Load Switch mode selection	OTP_LDO2_MODE	LDO	LDO
LDO3 Load Switch mode selection	OTP_LDO3_MODE	LDO	LDO
LDO2 output voltage	OTP_L2_OUT	1.8 V	1.8 V
LDO2 start up sequence	OTP_PSEQ_LDO2	T2	T3
LDO3 output voltage	OTP_L3_OUT	1.2 V	1.2 V
LDO3 start up sequence	OTP_PSEQ_LDO3	T3	T3
LDO4 output voltage	OTP_L4_OUT	3.3 V	3.3 V
LDO4 start up sequence	OTP_PSEQ_LDO4	T4	T3
BUCK1 switching frequency	OTP_CFG2_BK1	4 MHz	4 MHz
BUCK2 switching frequency	OTP_CFG2_BK2	4 MHz	4 MHz
BUCK3 switching frequency	OTP_CFG2_BK3	4 MHz	4 MHz
BUCK1 Active Discharge	OTP_B1_AD	Enabled	Enabled
BUCK2 Active Discharge	OTP_B2_AD	Enabled	Enabled
BUCK3 Active Discharge	OTP_B3_AD	Enabled	Enabled
LDO2 Active Discharge	OTP_L2_AD	Enabled	Enabled
LDO3 Active Discharge	OTP_L3_AD	Enabled	Enabled
LDO4 Active Discharge	OTP_L4_AD	Enabled	Enabled
BUCK1 Forced PWM mode	OTP_B1_FPWM	Auto	Auto

Table 5. OTP configuration...continued

Description	Register	PCA9422A	PCA9422B
BUCK2 Forced PWM mode	OTP_B2_FPWM	Auto	Auto
BUCK3 Forced PWM mode	OTP_B3_FPWM	Auto	Auto
BUCK-BOOST Forced PWM mode	OTP_BB_FPWM	Auto	Auto
Time step configuration of power up	OTP_PSQ_TON_STEP	2 ms	2 ms
Time step configuration of power down	OTP_PSQ_TOFF_STEP	8 ms	8 ms
GPIO output setting	OTP_GPIO_CFG	Buffered ON pin signal	Buffered ON pin signal
GPIO pulled up voltage	OTP_GPIO_PULLUP_CFG	LDO1	LDO1
VSYS_UVLO	OTP_VSYS_UVLO_SEL	2.7 V	2.7 V
CHGIN_UVLO	OTP_CHGIN_UVLO	4.0 V	4.0 V
Enable/Disable charger	OTP_CHARGER_EN	Enabled	Enabled
Program input current limit on VIN	OTP_CHGIN_IN_LIMIT	470 mA	470 mA
Program current step on the battery charge current	OTP_CHG_CURRENT_STEP	2.5 mA	2.5 mA
Program VBAT regulation voltage	OTP_VBAT_REG	4.2 V	4.2 V
Program fast charge current	OTP_I_FAST_CHG	100 mA	100 mA
Program pre-charge current	OTP_PRECHG_CURRENT	10% of fast charge current	10% of fast charge current
Battery presence detection	OTP_BAT_PRESENCE_DET_DISABLE	Enabled	Enabled
AUTOSTOP function	OTP_AUTOSTOP_CHG_EN	Enabled	Enabled
Program a threshold for $V_{WARM\_50C}$	OTP_V_WARM_50C	45 °C	45 °C

### 10 PCB layout




Figure 6. PCA9422 PCB layout Guide

### 11 Package outline

This PCA9422 uses a 49-pin WLCSP 2.90 mm x 3.00 mm package, case number 98ASA01877D.





Figure 7. Package outline for WLCSP-49 (SOT1444-13)



12 Soldering

WLCSP-49 I/O  
 3 X 2.9 X 0.525 PKG, 0.4 PITCH (BACKSIDE COATING INCLUDED)

SOT1444-13



PCB DESIGN GUIDELINES – SOLDER MASK OPENING PATTERN

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED


DATE: 23 DEC 2021

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: 98ASA01877D	REVISION: 0	
--	------------------------	--------------------------------	----------------	--

Figure 8. WLCSP-49 (SOT1444-13) solder mask opening pattern

WLCSP-49 I/O  
 3 X 2.9 X 0.525 PKG, 0.4 PITCH (BACKSIDE COATING INCLUDED)

SOT1444-13



PCB DESIGN GUIDELINES – I/O PADS AND SOLDERABLE AREA

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED


DATE: 23 DEC 2021

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: 98ASA01877D	REVISION: 0	
--	------------------------	--------------------------------	----------------	--

Figure 9. WLCSP-49 (SOT1444-13) I/O pads and solderable area

WLCSP-49 I/O  
3 X 2.9 X 0.525 PKG, 0.4 PITCH (BACKSIDE COATING INCLUDED)

SOT1444-13



RECOMMENDED STENCIL THICKNESS 0.1

PCB DESIGN GUIDELINES – SOLDER PASTE STENCIL

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 23 DEC 2021

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: 98ASA01877D	REVISION: 0	
--	------------------------	--------------------------------	----------------	--

Figure 10. WLCSP-49 (SOT1444-13) solder paste stencil

WLCSP-49 I/O  
 3 X 2.9 X 0.525 PKG, 0.4 PITCH (BACKSIDE COATING INCLUDED)

SOT1444-13

NOTES:

1. ALL DIMENSIONS IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
3. PIN A1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.
4. MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM C.
5. DATUM C, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
6. THIS PACKAGE HAS A BACK SIDE COATING THICKNESS OF 0.025.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 23 DEC 2021

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: 98ASA01877D	REVISION: 0	
--	------------------------	--------------------------------	----------------	--

Figure 11. WLCSP-49 (SOT1444-13) notes

## 13 Revision history

Table 6. Revision history

Document ID	Release date	Description
PCA9422_SDS v.1.0	14 August 2024	• Initial version

## Legal information

### Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <https://www.nxp.com>.

### Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

## Power management IC for low-power microcontroller applications

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Suitability for use in non-automotive qualified products** — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**HTML publications** — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Security** — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at [PSIRT@nxp.com](mailto:PSIRT@nxp.com)) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

**NXP B.V.** — NXP B.V. is not an operating company and it does not distribute or sell products.

## Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

**NXP** — wordmark and logo are trademarks of NXP B.V.

Tables

Tab. 1.	Ordering information .....	4	Tab. 4.	Power up sequence .....	9
Tab. 2.	Ordering options .....	4	Tab. 5.	OTP configuration .....	13
Tab. 3.	Pin description .....	6	Tab. 6.	Revision history .....	21



## Figures

Fig. 1.	Block diagram .....	5	Fig. 8.	WLCSP-49 (SOT1444-13) solder mask opening pattern .....	17
Fig. 2.	PCA9422UK pinout (WLCSP49) – top view .....	6	Fig. 9.	WLCSP-49 (SOT1444-13) I/O pads and solderable area .....	18
Fig. 3.	PCA9422 functional block diagram .....	9	Fig. 10.	WLCSP-49 (SOT1444-13) solder paste stencil .....	19
Fig. 4.	Power state diagram .....	10	Fig. 11.	WLCSP-49 (SOT1444-13) notes .....	20
Fig. 5.	Typical charging profile example .....	12			
Fig. 6.	PCA9422 PCB layout Guide .....	15			
Fig. 7.	Package outline for WLCSP-49 (SOT1444-13) .....	16			

---

## Contents

---

<b>1</b>	<b>General description .....</b>	<b>1</b>
<b>2</b>	<b>Features and benefits .....</b>	<b>2</b>
<b>3</b>	<b>Applications .....</b>	<b>3</b>
<b>4</b>	<b>Ordering information .....</b>	<b>4</b>
4.1	Ordering options .....	4
<b>5</b>	<b>Simplified block diagram .....</b>	<b>5</b>
<b>6</b>	<b>Pinning information .....</b>	<b>6</b>
6.1	Pinning .....	6
6.2	Pin description .....	6
<b>7</b>	<b>System block diagram .....</b>	<b>9</b>
<b>8</b>	<b>Functional description .....</b>	<b>10</b>
8.1	Power states .....	10
8.2	Linear battery charger .....	10
8.2.1	Battery charging management .....	11
<b>9</b>	<b>PCA9422 OTP version .....</b>	<b>13</b>
<b>10</b>	<b>PCB layout .....</b>	<b>15</b>
<b>11</b>	<b>Package outline .....</b>	<b>16</b>
<b>12</b>	<b>Soldering .....</b>	<b>17</b>
<b>13</b>	<b>Revision history .....</b>	<b>21</b>
	<b>Legal information .....</b>	<b>22</b>

---

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

---