

AN13939

BTS6305C Evaluation Board Application Note

Rev. 1.1 — 15 April 2024

Application note

1 Introduction

This application note focuses on the BTS6305C evaluation board, the application diagram, board layout, bill of materials and control signals are described. Also some typical measurement graphs are shown, even under Digital Pre-Distortion (DPD) conditions.

Refer to the data sheet for the detailed RF performance of the BTS6305C.

The Customer Evaluation Kit contains the following items:

- BTS6305C EVB
- 5 samples




Figure 1. BTS6305C customer evaluation board (EVB)

2 Ordering information

Table 1. Ordering information


Description	Part name	Ordering 12NC
BTS6305C Customer Evaluation Kit	OM1716/BTS6305C	9354 542 81598



3 Product description

The BTS6305C is a wideband high linearity pre-driver amplifier for 5G massive MIMO infrastructure applications, with fast on-off switching to support TDD systems. The BTS6305C is designed to operate between 4.4 GHz and 5 GHz. The BTS6305C is housed in a 3 mm x 3 mm x 0.85 mm 16-terminal HVQFN package.

- High saturated output power $P_{o(sat)} = 27.5$ dBm
- High power-gain $G_p = 39.5$ dB
- High linearity performance ACLR = -42 dBc
- Unconditionally stable
- Fast switching to support TDD systems
- 5 V single supply, quiescent current 100 mA
- Small 16-terminal leadless package 3 mm x 3 mm x 0.85 mm
- ESD protection on all terminals
- Moisture sensitivity level 1



4 Application board

The BTS6305C evaluation board simplifies the RF evaluation of this pre driver. The evaluation board enables testing the RF performance of the device, in an isolated environment. In case no differential drive source is available, an external Balun is required or one input way be terminated compromising gain. To de-embed applied RF output connector and transmission line up to the output DC blocking capacitor, de-embedding data is available on request.

The BTS6305C evaluation board is fabricated on a 26 mm x 48 mm x 1 mm thick 4 layer PCB. The 0.254 mm top layer uses R4350B for optimal RF performance. The board is fully assembled according to the schematic shown below. The board is supplied with three SMA connectors to connect input and output to the RF test equipment.

4.1 Application circuit

The application board circuit diagram that is implemented on the EVB is shown in [Figure 3](#).




Figure 3. Application board circuit diagram


The differential RF input (RFin_P, RFin_N) is supplied via CN1 and CN2. Output signals can be applied via SMA connector CN3. Capacitors C16, C17, and C18 are DC-blocking capacitors. Although the RF input ports are DC free, blocking capacitors are recommended in order not to short both differential inputs for DC. These blocking capacitors also prevent DC voltages above the maximum specified value.

Note: The components indicated with DNP are not necessary (Do Not Place), but provide means to experiment on matching and decoupling if necessary.

4.2 PCB Layout information and component selection

- A good PCB layout is an essential part of an RF circuit design. The evaluation board of the BTS6305C can serve as a guideline for laying out a board using the BTS6305C.
- The evaluation board uses micro strip coplanar ground structures for controlled impedance lines for the high frequency input and output.
- V_{CC1} and V_{CC2} are bypassed via C23, and 24, and C25, and C26 decoupling capacitors respectively. C23, and C26 should be located as close as possible < 1 mm to the device, to avoid AC leakage via the bias lines. For long bias lines, it may be necessary to add decoupling capacitors along the line further away from the device.
- In this report as well as in the data sheet the value of C16, and C17 are stated as 18 pF. The values of these capacitors are critical for power on/off settling time. In case the value for those capacitors is increased significantly the switching time is affected.
- Proper grounding of the GND pins is also essential for good RF performance. Either connect the GND pins directly to the ground plane or through vias, or do both, which is recommended. The layout and component placement of the BTS6305C evaluation board is given in [Figure 4](#)
- Resistor R26 in the V_{EN} Line on EVB is chosen to be 0 Ω . For current limitations in the system application, it is recommended to use a resistor value 2 k Ω

4.2.1 Evaluation board layout



4.2.2 PCB stack and recommended footprint

The PCB material used to implement the pre-driver circuit is a symmetrical stack. Applying 2 times 0.254 mm R4350B low loss material at a core of FR4 with 0.432 mm thickness. See [Figure 5](#). The official drawing of the recommended footprint can be found via following link [SOT758-1.pdf](#). When using micro strip coplanar PCB technology, it is recommended using at least 12 ground-via holes of 300 μm diameter in the ground plane under the device. This technique is also used on the EVBs as shown in [Figure 6](#).




Figure 5. Cross section of the PCB Layer stack

Figure 6. Recommended footprint

4.3 Bill of materials

Table 2. Evaluation board BOM

Gives the bill of materials as is used on the EVB

Designator	Description	Footprint	Value	Supplier Name/type	Comment/function
IC1	BTS6305C				
PCB	26 mm x 48 mm x 1 mm				RO4350
C14, C19, C28	capacitor	0402	n.a.		for experimenting only
C16, C17	capacitor	0201	18 pF	Murata	DC block
C18	capacitor	0201	3.9 pF	Murata	DC block
C21, C22,	capacitor	0402	10 nF	Murata	optional
C23, C26	capacitor	0402	10 nF	Murata	supply decoupling
C24, C25	capacitor	0603	1 μF	Murata	
R26, R27	resistor	0402	0 Ω	Phycomp	bridge (Location for R27 is C22)
J1, J2, and J3	DC header			Johnson Emmerson	DC connections
J117	DC header			Amphenol	DC connections

5 Evaluating the BTS6305C

All RF performance results given in the next chapters are referenced to the SMA connectors on the evaluation board. In the data sheet characteristics, board connectors and PCB tracks are de-embedded up-to the product input and output DC blocking capacitors.

The typical device performance given in the data sheet is characterized on the evaluation board equal to the board described in this application note. The BTS6305C mounted on the evaluation board in the customer evaluation kit is industrially tested on the most important RF parameters, like Gain, Noise Figure, IP_{3o} , and $P_{L(1dB)}$.

All connection names are clearly displayed on the board. See [Section 4.2.1](#).

Note: *Because of the standard layout, the board is used for different amplifier products. Not all connections are used, like V_{ULP} .*

5.1 Characteristics

Table 3. Characteristics

$V_{CC} = 5\text{ V}$; $T_{amb} = 25\text{ }^\circ\text{C}$; input $100\ \Omega$, and output $50\ \Omega$; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I_{CC}	supply current	ON state, $P_o = 15\text{ dBm}$, $f = 4.4\text{ GHz}$	-	120	150	mA
		ON state, quiescent	-	100	125	mA
		OFF state	-	1.2	2.5	mA
G_p	power gain	ON state				
		$f = 4.4\text{ GHz}$,	32.5	35.5	38.5	dB
		$f = 5\text{ GHz}$,	31	34	37	dB
		OFF state	-	-49	-	dB
G_{flat}	gain flatness	$f = 4.4\text{ GHz}$ to 4.6 GHz	-	0.5	-	dB
		$f = 4.6\text{ GHz}$ to 4.8 GHz	-	0.7	-	dB
		$f = 4.8\text{ GHz}$ to 5 GHz	-	1.3	-	dB
$t_{d(grp)}$	group delay time	$f = 4.4\text{ GHz}$ to 4.7 GHz	-	0.4	-	ns
		$f = 4.7\text{ GHz}$ to 5 GHz	-	0.4	-	ns
$P_{o(sat)}$	saturated output power	$f = 4.4\text{ GHz}$	-	27.5	-	dBm
		$f = 5\text{ GHz}$	26	27.5	-	dBm
$P_{L(1dB)}$	output power at 1 dB gain compression	$f = 4.4\text{ GHz}$	-	26.5	-	dBm
		$f = 5\text{ GHz}$	-	26.5	-	dBm
$IP3_o$	output third-order intercept point	2-tone; tone spacing = 100 MHz ; $P_o = 15\text{ dBm}$, $f = 4.4\text{ GHz}$	-	36	-	dBm
CMRR	common mode rejection ratio	$f = 4.4\text{ GHz}$	-	20.5	-	dB
		$f = 5\text{ GHz}$	-	20	-	dB
RL_i	input return loss	$f = 4.4\text{ GHz}$	10	12.5	-	dB
		$f = 5\text{ GHz}$	9	11.5	-	dB
RL_o	output return loss	$f = 4.4\text{ GHz}$	10	17	-	dB
		$f = 5\text{ GHz}$	10	20	-	dB
ISL_r	reverse isolation		-	65	-	dB
NF	noise figure	$f = 4.4\text{ GHz}$ ^[1]	-	4.5	-	dB
		$f = 5\text{ GHz}$ ^[1]	-	4.5	-	dB
$t_{s(pon)}$	power-on settling time	V_{EN} from LOW to HIGH to gain settled within 0.1 dB of final value and phase settled to within 1 degree of final value	-	0.7	0.8	μs
$t_{s(poff)}$	power-off settling time	V_{EN} from HIGH to LOW to gain settled to be < 5 % of gain in ON state	-	0.05	0.1	μs
K	Rollett stability factor	1 MHz to 15 GHz	1.8	-	-	

Table 3. Characteristics...continued

$V_{CC} = 5\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; input $100\ \Omega$, and output $50\ \Omega$; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
ACLR	adjacent channel leakage ratio	CP-OFDM with 100 MHz channel BW, QPSK modulation, and 60 kHz SCS, fully allocated, $P_o = 15\text{ dBm}$	-	-42	-	dBc

[1] Connector and Printed-Circuit Board (PCB) losses have been de-embedded.

5.2 S-parameters

The measured S-parameters and Rollett stability factor K, are given in the graphs below. For the measurements, a typical BTS6305C EVB is used. All the S-parameter measurements have been carried out using the setup [Figure 20](#).




Figure 7. BTS6305C differential gain (typical values). VCC = 5 V, Pi = -25 dBm




Figure 8. BTS6305C differential RL_i (typical values). VCC = 5 V, Pi = -25 dBm

5.2 S-parameters...continued




Figure 9. BTS6305C RL_o (typical values). V_{CC} = 5 V, P_i = -25 dBm




Figure 10. BTS6305C K-factor (typical values). V_{CC} = 5 V, P_i = -25 dBm

5.3 P-out, and Gain versus P-in

The P_o and Gain are measured versus P_i using the setup shown in [Figure 20](#).




Figure 11. Pout, and Gain versus input power (typical values). $V_{CC} = 5\text{ V}$

5.4 Noise Figure




Figure 12. BTS6305C Noise Figure vs Frequency (typical values). $V_{CC} = 5\text{ V}$

5.5 1dB compression power (output)

The OP1dB is measured using the setup shown in [Figure 20](#).




Figure 13. BTS6305C $P_{o(1dB)}$ and $P_{o(3dB)}$ versus Frequency (typical values). $V_{CC} = 5 V$

5.6 Third order intercept point

IP_{3o} is measured using the setup shown in [Figure 21](#).




Figure 14. BTS6305C IP_{3o} versus P_{out}

5.7 ACLR under DPD

In the TX line ups for mMIMO, Digital Pre-Distortion (DPD) is applied to linearize the final stages. So efficiency, and linearity-related parameters such as EVM are improved, after DPD is executed.

To what extent the BTS6305C must be predistorted depends on factors like, applied output power, and crest factor at the BTS6305C. As an example, the BTS6305C is measured on ACLR at given Pout with and without applying DPD to note the differences.

The DPD engine applied is similar to DPD models found in n-MiMO g-nodeB (downlink signal path) to linearize Doherty PA's.




Figure 15. BTS6305C ACLR DPD versus none-DPD at 4.4 GHz center frequency and P_{out} = 12.5 dBm, CF 10 dB




Figure 16. BTS6305C AMAM and AMPM at 4.4 GHz, P_{out} average 18dBm, PAR 10 dB.

5.7 ACLR under DPD...continued



Figure 17. BTS6305C ACLR DPD versus none-DPD at 5.0 GHz center frequency and P_{out} = 12.5 dBm, CF = 10 dB




Figure 18. BTS6305C AMAM and AMPM at 5.0 GHz, P_{out} average 18 dBm, PAR 10 dB

5.8 Required Equipment

For the BTS6305C evaluation, the following equipment is needed as a base-line:

- 1 DC power supply 5 V, 200 mA (V_{CC1} , and V_{CC2})
- 1 DC power supply 1.8 V, 5 mA (V_{EN}), or a pulse generator in case pulsed measurements are required
- A suitable Balun like: Krytar model 4020080. See [Figure 19](#)
- A network analyzer for S-parameter, and P_{1dB} measurements. In case the NA is a 4-port version, 2 ports can be defined as differential outputs, in this case a Balun is not required. When the 2 ports are defined as differential outputs S-parameters, and the differential mode-related parameters can be evaluated
- 2 RF generators up to 12 GHz plus a combiner for IP3 measurements
- A spectrum analyzer with NF option for IP3 and Noise figure measurements
- High Quality RF cables with SMA/3.5 mm RF connectors
- DC currents meters.



Figure 19. Example of the Balun used for the different measurements

V_{CC1} and V_{CC2} can be combined and fed to the 5 V PSU. After switching on the power supply, the BTS6305C comes up in the quiescent current. 1.8 V_{EN} must be applied.

If necessary, to switch on the power supplies separately the preferable start-up sequence is as follows.

First switch on V_{CC1} second V_{CC2} and third V_{EN} .

Note: If you want to switch on V_{CC1} , and V_{CC2} separately you need an extra 5 V, 200 mA power supply.

5.9 Connection and setup

1. Connect the EVB to a calibrated network analyzer see [Figure 20](#), we advise the following settings for S-parameter measurements:
 - a. Port power -25 dBm

- b. IF Bandwidth 100 Hz
- 2. The network analyzer can also be used for the 1 dB gain compression evaluation, for this evaluation we advise the following NWA setting
 - a. Port 1 power sweep -30 dBm up to -10 dBm
 - b. Port 2 20 dB attenuation on the receiver port b2.
 - c. IF Bandwidth 100 Hz.
- 3. Gain and P_{1dB} gain compression data can also be determined using an RF generator and spectrum analyzer.
- 4. Turn on the DC power supplies and it should read typical $I_{CC} = ?$ mA.
- 5. Nonlinear distortion measurements IP3 can be performed with a set-up like is depicted in [Figure 21](#). The following settings are recommended to perform the IP3 evaluation.
 - a. -20 dBm for each fundamental tone.
 - b. RBW and VBW of the spectrum analyzer 100 Hz
 - c. Tone spacing 100 MHz

Table 4. Evaluation measurement setups




Figure 20. S-parameter and P_{1dB} gain compression setup




Figure 21. Third order intercept point measurement setup

6 EMC information

CAUTION

This product has not undergone formal EMC assessment. It is the responsibility of the user to ensure that any finished assembly complies with applicable regulations on EMC interference. EMC testing, and other testing requirements for CE is the responsibility of the user.

7 Revision history

Table 5. Revision history

Document ID	Release date	Description
AN13939 Rev. 1.1	15 April 2024	<ul style="list-style-type: none">Updated Legal information and brought to current standard
AN13939 Rev. 1	16 May 2023	<ul style="list-style-type: none">Initial release of application note

Legal information

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out of the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Contents

1 Introduction 1

2 Ordering information 1

3 Product description 2

4 Application board 3

4.1 Application circuit 3

4.2 PCB Layout information and component selection 4

4.2.1 Evaluation board layout 4

4.2.2 PCB stack and recommended footprint 5

4.3 Bill of materials 5

5 Evaluating the BTS6305C 6

5.1 Characteristics 7

5.2 S-parameters 9

5.3 P-out, and Gain versus P-in 11

5.4 Noise Figure 11

5.5 1dB compression power (output) 12

5.6 Third order intercept point 12

5.7 ACLR under DPD 13

5.8 Required Equipment 15

5.9 Connection and setup 15

6 EMC information 17

7 Revision history 17

Legal information 18

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© 2024 NXP B.V.

All rights reserved.

For more information, please visit: <https://www.nxp.com>

Date of release: 15 April 2024
Document identifier: AN13939