

# AN13792

## How to Enable an Asynchronous Interrupt and Wake up from a Low-power Mode

Rev. 1 — 27 May 2024

Application note

### Document information

Information	Content
Keywords	AN13792, RT1180, low power, wake up, asynchronous interrupt
Abstract	This application note introduces how to use an asynchronous interrupt to wake up the system from a low-power mode.



## 1 Introduction

The i.MX RT1180 crossover MCU family includes a GB Time Sensitive Networking (TSN) switch to enable real-time rich networking integration that handles both time-sensitive and industrial real-time communication. The i.MX RT1180 supports multiple protocols, bridging communications between real-time Ethernet and industry 4.0 systems. For ultimate design flexibility, this family includes:

- A state-of-the-art EdgeLock secure enclave
- A dual-core architecture with both an 800 MHz Cortex-M7 and a 240 MHz Cortex-M33

Low power is also a key point on RT1180. This application note introduces how to use an asynchronous interrupt to wake up the system from a low-power mode.

## 2 Synchronous and asynchronous interrupts

The definitions of synchronous and asynchronous interrupts are as below:

- Synchronous interrupt: The interrupt generated with bus clock, with the abbreviation of **Sync interrupt** used below.
- Asynchronous interrupt: The interrupt generated without bus clock, with the abbreviation of **Async interrupt** used below.




Figure 1 shows a clock and interrupt diagram. For some low-power-mode cases, the bus clock is shut down. To wake up the whole system from those low-power mode cases, the asynchronous interrupt can be used. Meanwhile, make sure that the power supply of this module is turned on during the low-power mode.

Many peripherals support the Async interrupt. To check whether a peripheral supports asynchronous interrupt, see the interrupt chapter in Reference Manual.

**Table 1. Clock and interrupt diagram**

19	LPUART1	OR	TX interrupt
19		OR	Async TX interrupt
19		OR	RX interrupt
19		OR	Async RX interrupt
57	GPIO2	OR	Interrupt 0
57		OR	Async interrupt 0

### 3 Enable asynchronous interrupts

The Async interrupt is not enabled when the bus clock is disabled. To enable the Async interrupt, configure some registers. There is a handshake step before entering a low-power mode. The purpose of handshake is to ensure that before the CPU issues a low-power instruction WFI, all peripherals complete all transmissions and no longer receive new transmissions. Then, it safely enters the low-power consumption. When the handshake is completed, the asynchronous interrupt function is automatically enabled.

If a peripheral is not assigned to a domain, the handshake must complete in two registers. Send the `stop_requset` from M33 side (`GPR_SHARED8` and `GPR_SHARED9`) and M7 side (`GPR_SHARED12` and `GPR_SHARED13`). When both `stop_request` are sent and the peripheral completes all transmissions, the `stop_ack` signal is asserted.




Figure 2. Handshake

Take CAN1 as an example. Send the `CAN1_STOP_REQ` from `GPR_SHARED8` bit[24] and `GPR_SHARED12` bit[24]:

```
CCM->GPR_SHARED_CTRL[8].GPR_SHARED |= 1<<24;
CCM->GPR_SHARED_CTRL[12].GPR_SHARED |= 1<<24;
```

Then, check whether the transmission completes or not. Check `GPR_SHARED_STATUS1` bit[3] and `GPR_SHARED_STATUS5` bit[3]:

```
while((CCM->GPR_SHARED_STATUS[1] & 0x8) == 0); //Check bit3
while((CCM->GPR_SHARED_STATUS[5] & 0x8) == 0); //Check bit3
```

If a peripheral is assigned to a domain, send only one `stop_request`. Take CAN1 as an example. Assign CAN1 to CM33 domain and send the `CAN1_STOP_REQ` from `GPR_SHARED8` bit[24]:

```
CCM->GPR_SHARED_CTRL[8].GPR_SHARED |= 1<<24;
```

Then, check whether the transmission completes or not. Check `GPR_SHARED_STATUS1` bit[3]:

```
while((CCM->GPR_SHARED_STATUS[1] & 0x8) == 0); //Check bit3
```

Before entering a low-power mode, make sure that all the peripherals have completed transmissions. Take care of the handshake sequence. DMA/ENET (bus masters) completes the handshake first and then flash/memories (bus slaves). Based on this, enable the Async interrupt.

## 4 Example: Enable a GPIO async interrupt

Take RGPIO4 on RT1180 as an example, when RT1180 enters the Sleep mode, all of the bus on RT1180 shut down the async interrupt and can be used as the wake-up source. After configuring the GPIO interrupt function, users can use the following code to enable the async interrupt. After the handshake steps, CPU cannot configure GPIO, so it is more appropriate to call the handshake step before WFI.

```
void gpio_async_config()
{
    CCM->GPR_SHARED_CTRL[8].GPR_SHARED |= 1<<19;
    CCM->GPR_SHARED_CTRL[12].GPR_SHARED |= 1<<19;
    while((CCM->GPR_SHARED_STATUS[0] & (1<<19)) == 0); //Check bit19
    while((CCM->GPR_SHARED_STATUS[4] & (1<<19)) == 0); //Check bit19
}
```

When GPIO wakes up the system, clean the interrupt flag by operating the GPIO register. As mentioned above, CPU cannot configure the GPIO4 after the handshake step. So before clearing the GPIO interrupt flag, users must **Cancel the handshake** and restore from Stop mode to Run mode. Then, CPU can configure the GPIO.

```
void GPIO4_0_IRQHandler()
{
    CCM->GPR_SHARED_CTRL[8].GPR_SHARED &= ~(1<<19); //Cancel handshake first
    CCM->GPR_SHARED_CTRL[12].GPR_SHARED &= ~(1<<19); //Cancel handshake first
    RGPIO_ClearPinsInterruptFlags(RGPIO4, 0, 1 <<16); //Clean the interrupt flag
    SDK_ISR_EXIT_BARRIER;
}
```

## 5 Note about the source code in the document

Example code shown in this document has the following copyright and BSD-3-Clause license:

Copyright 2024 NXP Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials must be provided with the distribution.
3. Neither the name of the copyright holder nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

## 6 Revision history

---

[Table 2](#) summarizes the revisions to this document.

**Table 2. Revision history**

Document ID	Release date	Description
AN13792 v.1	27 May 2024	Initial public release

## Legal information

### Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

### Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Suitability for use in non-automotive qualified products** — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Security** — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at [PSIRT@nxp.com](mailto:PSIRT@nxp.com)) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

**NXP B.V.** — NXP B.V. is not an operating company and it does not distribute or sell products.

### Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

**NXP** — wordmark and logo are trademarks of NXP B.V.

---

**How to Enable an Asynchronous Interrupt and Wake up from a Low-power Mode**

AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro,  $\mu$ Vision, Versatile — are trademarks and/or registered trademarks of Arm Limited (or its subsidiaries or affiliates) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved.

EdgeLock — is a trademark of NXP B.V.

## Contents

---

1	Introduction .....	2
2	Synchronous and asynchronous interrupts .....	2
3	Enable asynchronous interrupts .....	3
4	Example: Enable a GPIO async interrupt .....	4
5	Note about the source code in the document .....	4
6	Revision history .....	5
	Legal information .....	6

---

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

---

© 2024 NXP B.V.

All rights reserved.

For more information, please visit: <https://www.nxp.com>

Date of release: 27 May 2024  
Document identifier: AN13792